CLAIMS:

Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is:

- 1. A semiconductor layer structure comprising:
- a relaxed $Si_{1-x}Ge_x$ layer; wherein said relaxed $Si_{1-x}Ge_x$ layer is doped either partially or wholly p-type,
 - a bottom Si_{1-z}Ge_z buffer layer on top of said relaxed Si_{1-x}Ge_x layer;
- a tensile tensile-strained Si quantum well layer on top of said bottom Si_{1-z}Ge_z buffer layer;
 - a top $Si_{1-m}Ge_m$ buffer layer on top of said tensile tensile-strained Si quantum well layer; a Si cap layer on top of said top $Si_{1-m}Ge_m$ buffer layer that is under tensile strain.
- 2. The semiconductor layer structure as claimed in Claim 1, wherein said relaxed bottom $Si_{1-z}Ge_z$ buffer layer, tensile-strained Si quantum well layer, and top $Si_{1-m}Ge_m$ buffer layer and Si cap layer are substantially undoped.
- 3. The semiconductor layer structure as claimed in Claim 2, wherein the p-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0.8-2.4% larger than that of bulk Si.

4. The semiconductor layer structure as claimed in Claim 3, wherein:

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm; and

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 5. The semiconductor layer structure as claimed in Claim 4, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 6. The semiconductor layer structure as claimed in Claim 1, wherein a portion of said top $Si_{1-m}Ge_m$ or bottom $Si_{1-2}Ge_z$ buffer layer or both top and bottom buffer layers adjacent to said Si quantum well is substantially undoped and a portion or entirety of the remaining regions of said bottom $Si_{1-2}Ge_z$ buffer layer or top $Si_{1-m}Ge_m$ buffer layer or both buffer layers is doped n-type with a concentration ranging between 10^{17} cm⁻³ to 10^{21} cm⁻³.
- 7. The semiconductor layer structure as claimed in Claim 6, where the thickness of the undoped portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si quantum well is at least 0.5 nm.
- 8. The semiconductor layer structure as claimed in Claim 6, wherein the p-type portion of said relaxed Si_{1-x}Ge_x layer has a dopant concentration between 10¹⁵ cm⁻³ and 10¹⁹ cm⁻³ and said

relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0.8-2.4% larger than that of bulk Si.

9. The semiconductor layer structure as claimed in Claim 6, wherein:

said bottom $Si_{1-z}Ge_z$ buffer layer is substantially lattice-matched to said relaxed $Si_{1-x}Ge_x$ layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top $Si_{1-m}Ge_m$ buffer layer is substantially lattice-matched to said bottom $Si_{1-z}Ge_z$ buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 10. The semiconductor layer structure as claimed in Claim 9, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 11. A semiconductor layer structure comprising:

a relaxed $Si_{1-x}Ge_x$ layer; wherein said relaxed $Si_{1-x}Ge_x$ layer is doped either partially or wholly p-type,

an interposer Si_{1-y}Ge_y layer on top of said relaxed Si_{1-x}Ge_x layer;

a bottom Si_{1-z}Ge_z buffer layer on top of said interposer Si_{1-y}Ge_y layer;

a tensile tensile-strained Si quantum well layer on top of said bottom $Si_{1-z}Ge_z$ buffer layer;

a top $Si_{1-m}Ge_m$ buffer layer on top of said tensile tensile-strained Si quantum well layer; a Si cap layer on top of said top $Si_{1-m}Ge_m$ buffer layer that is under tensile strain.

- 12. The semiconductor layer structure as claimed in Claim 11, wherein said relaxed bottom Si_{1-z}Ge_z buffer layer, tensile-strained Si quantum well layer, top Si_{1-m}Ge_m buffer layer and Si cap layer are substantially undoped.
- 13. The semiconductor layer structure as claimed in Claim 11, wherein the p-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0.8-2.4% larger than that of bulk Si.
- 14. The semiconductor layer structure as claimed in Claim 13, wherein:

said interposer $Si_{1-y}Ge_y$ layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm; and,

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm.

15. The semiconductor layer structure as claimed in Claim 14, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.

- 16. The semiconductor layer structure as claimed in Claim 11, wherein a portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si quantum well is substantially undoped and a portion or entirety of the remaining regions of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers is doped n-type with a concentration ranging between 10¹⁷cm⁻³ to 10²¹ cm⁻³.
- 17. The semiconductor layer structure as claimed in Claim 16, where the thickness of the undoped portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si quantum well is at least 0.5 nm.
- 18. The semiconductor layer structure as claimed in Claim 16, wherein the p-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0.8-2.4% larger than that of bulk Si.
- 19. The semiconductor layer structure as claimed in Claim 14, wherein: said interposer Si_{1-y}Ge_y layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 20. The semiconductor layer structure as claimed in Claim 19, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 21. A semiconductor layer structure comprising:
- a relaxed $Si_{1-x}Ge_x$ layer; wherein said relaxed $Si_{1-x}Ge_x$ layer is doped either partially or wholly n-type,
 - a bottom Si_{1-z}Ge_z buffer layer on top of said relaxed Si_{1-x}Ge_x layer;
- a compressive-strained $Si_{1-\nu}Ge_{\nu}$ quantum well layer on top of said bottom $Si_{1-z}Ge_z$ buffer layer;
 - a top $Si_{1-m}Ge_m$ buffer layer on top of said compressive-strained Si quantum well layer; a Si cap layer on top of said top $Si_{1-m}Ge_m$ buffer layer that is under tensile strain.
- 22. The semiconductor layer structure as claimed in Claim 21, wherein said relaxed bottom $Si_{1-z}Ge_z$ buffer layer, compressive-strained $Si_{1-\nu}Ge_\nu$ quantum well layer, top $Si_{1-m}Ge_m$ buffer layer and Si cap layer are substantially undoped.
- 23. The semiconductor layer structure as claimed in Claim 22, wherein said compressivestrained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a Ge concentration, ν , such that $\nu > z + 0.3$.

- 24. The semiconductor layer structure as claimed in Claim 23, wherein the n-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0-3.2% larger than that of bulk Si.
- 25. The semiconductor layer structure as claimed in Claim 24, wherein:

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said compressive-strained Si_{1-v}Ge_v quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 30 nm; and, said Si cap layer has a thickness ranging between 0 nm to 5 nm.

- 26. The semiconductor layer structure as claimed in Claim 25, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 27. The semiconductor layer structure as claimed in Claim 21, wherein a portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si_{1-z}Ge_z, quantum well layer is substantially undoped and a portion or entirety of the remaining regions of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers is doped p-type with a concentration ranging between 10¹⁷cm⁻³ to 10²¹ cm⁻³.

- 28. The semiconductor layer structure as claimed in Claim 27, where the thickness of the undoped portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layerS adjacent to said Si_{1-y}Ge_y quantum well is at least 0.5 nm.
- 29. The semiconductor layer structure as claimed in Claim 28, wherein said compressivestrained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a Ge concentration, ν , such that $\nu > z + 0.3$.
- 30. The semiconductor layer structure as claimed in Claim 29, wherein the n-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0-3.2% larger than that of bulk Si.
- 31. The semiconductor layer structure as claimed in Claim 30, wherein:

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said compressive-strained Si_{1-v}Ge_v quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 30 nm; AND,

said Si cap layer has a thickness ranging between 0 nm to 5 nm.

32. The semiconductor layer structure as claimed in Claim 31, wherein said relaxed $Si_{1-x}Ge_x$ layer is formed on top of an insulating layer.

- 33. A semiconductor layer structure comprising:
- a relaxed $Si_{1-x}Ge_x$ layer; wherein said relaxed $Si_{1-x}Ge_x$ layer is doped either partially or wholly n-type,
 - an interposer Si_{1-y}Ge_y layer on top of said relaxed Si_{1-x}Ge_x layer;
 - a bottom Si₁₋₂Ge₂ buffer layer on top of said interposer Si_{1-y}Ge_y layer;
- a compressive-strained $Si_{1-\nu}Ge_{\nu}$ quantum well layer on top of said bottom $Si_{1-z}Ge_z$ buffer layer;
 - a top Si_{1-m}Ge_m buffer layer on top of said compressive-strained Si quantum well layer; a Si cap layer on top of said top Si_{1-m}Ge_m buffer layer that is under tensile strain.
- 34. A semiconductor layer structure as claimed in Claim 33, wherein said relaxed bottom Si_1 $_z$ Ge $_z$ buffer layer, compressive-strained $Si_{1-\nu}$ Ge $_\nu$ quantum well layer, top Si_{1-m} Ge $_m$ buffer layer and Si cap layer are substantially undoped.
- 35. The semiconductor layer structure as claimed in Claim 34, wherein said compressivestrained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a Ge concentration, ν , such that $\nu > z+0.3$.
- 36. The semiconductor layer structure as claimed in Claim 35, wherein the n-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0-3.2% larger than that of bulk Si.

37. The semiconductor layer structure as claimed in Claim 36, wherein: said interposer Si_{1-y}Ge_y layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said compressive-strained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm; and, said Si cap layer has a thickness ranging between 0 nm to 5 nm.

- 38. The semiconductor layer structure as claimed in Claim 37, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 39. The semiconductor layer structure as claimed in Claim 33, wherein a portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si_{1-z}Ge_z quantum well layer is substantially undoped and a portion or entirety of the remaining regions of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers is doped p-type with a concentration ranging between 10¹⁷cm⁻³ to 10²¹ cm⁻³.

- 40. The semiconductor layer structure as claimed in Claim 39, where the thickness of the undoped portion of said bottom $Si_{1-z}Ge_z$ buffer layer or top $Si_{1-m}Ge_m$ buffer layer or both buffer layers adjacent to said $Si_{1-v}Ge_v$ quantum well is at least 0.5 nm.
- 41. The semiconductor layer structure as claimed in Claim 40, wherein said compressivestrained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a Ge concentration, ν , such that $\nu > z+0.3$.
- 42. The semiconductor layer structure as claimed in Claim 41, wherein the n-type portion of said relaxed $Si_{1-x}Ge_x$ layer has a dopant concentration between 10^{15} cm⁻³ and 10^{19} cm⁻³ and said relaxed $Si_{1-x}Ge_x$ layer has a Ge concentration x and relaxation, r, such that the in-plane lattice constant is 0-3.2% larger than that of bulk Si.
- 43. The semiconductor layer structure as claimed in Claim 42, wherein:

said interposer $Si_{1-y}Ge_y$ layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom $Si_{1-z}Ge_z$ buffer layer is substantially lattice-matched to said relaxed $Si_{1-x}Ge_x$ layer and has a thickness ranging between 2 nm to 50 nm;

said compressive-strained $Si_{1-\nu}Ge_{\nu}$ quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 44. The semiconductor layer structure as claimed in Claim 39, wherein said relaxed Si_{1-x}Ge_x layer is formed on top of an insulating layer.
- 45. A method for forming a semiconductor layer structure comprising the steps of:

implanting p-type dopants into a relaxed $Si_{1-x}Ge_x$ layer, with a Ge concentration, x, and relaxation, r, such that the in-plane lattice constant is 0.8-2.4% larger than that of bulk Si, such that a portion of said relaxed $Si_{1-x}Ge_x$ layer is doped p-type with a concentration ranging between 10^{15} and 10^{19} cm⁻³;

activating said p-type dopants by annealing, an activation temperature ranging between about 600°C and 1100°C; and,

epitaxially regrowing a multi-layer structure comprising:

a bottom Si_{1-z}Ge_z buffer layer on top of said relaxed Si_{1-x}Ge_x layer;

a tensile tensile-strained Si quantum well layer on top of said bottom Si_{1-z}Ge_z buffer layer;

a top $Si_{1-m}Ge_m$ buffer layer on top of said tensile tensile-strained Si quantum well layer; a Si cap layer on top of said top $Si_{1-m}Ge_m$ buffer layer that is under tensile strain.

- 46. The method as claimed in Claim 45, wherein said bottom Si_{1-z}Ge_z buffer layer is grown at a temperature ranging between about 350°C 500°C.
- 47. The method as claimed in Claim 46, wherein:

said bottom $Si_{1-z}Ge_z$ buffer layer is substantially lattice-matched to said relaxed $Si_{1-x}Ge_x$ layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 48. The method as claimed in Claim 45, further including a step of growing between said relaxed Si_{1-x}Ge_x layer and bottom Si_{1-z}Ge_z buffer layer an interposer Si_{1-y}Ge_y layer.
- 49. The method as claimed in Claim 48, wherein said interposer Si_{1-y}Ge_y layer and bottom Si_{1-z}Ge_z buffer layer are grown at a temperature ranging between about 400°C 500°C.
- 50. The method as claimed in Claim 49, wherein:

said interposer $Si_{1-y}Ge_y$ layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top $Si_{1-m}Ge_m$ buffer layer is substantially lattice-matched to said bottom $Si_{1-z}Ge_z$ buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 51. The method as claimed in Claim 45, wherein a portion of said bottom $Si_{1-z}Ge_z$ buffer layer or top $Si_{1-m}Ge_m$ buffer layer or both buffer layers adjacent to said Si quantum well is substantially undoped and a portion or entirety of the remaining regions of said bottom $Si_{1-z}Ge_z$ buffer layer or top $Si_{1-m}Ge_m$ buffer layer or both buffer layers is doped n-type with a concentration ranging between 10^{17} cm⁻³ to 10^{21} cm⁻³.
- 52. The method as claimed in Claim 51, wherein said bottom Si_{1-z}Ge_z buffer layer is grown at a temperature ranging between about 400°C 550°C.
- The method as claimed in Claim 52, where the thickness of the undoped portion of said bottom Si_{1-z}Ge_z buffer layer or top Si_{1-m}Ge_m buffer layer or both buffer layers adjacent to said Si quantum well is at least 0.5 nm.
- 54. The method as claimed in Claim 53, wherein:

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top $Si_{1-m}Ge_m$ buffer layer is substantially lattice-matched to said bottom $Si_{1-z}Ge_z$ buffer layer and has a thickness ranging between 2 nm to 20 nm.

- 55. The method as claimed in Claim 51, further including a step of growing between said relaxed $Si_{1-x}Ge_x$ layer and bottom $Si_{1-z}Ge_z$ buffer layer an interposer $Si_{1-y}Ge_y$ layer.
- 56. The method as claimed in Claim 51, wherein said interposer Si_{1-y}Ge_y layer and bottom Si_{1-z}Ge_z buffer layer are grown at a temperature ranging between about 350°C 500°C.
- 57. The method as claimed in Claim 56, wherein:

said interposer $Si_{1-y}Ge_y$ layer has Ge concentration, y, in the range of 0 to 20%, and thickness less than 5 nm;

said bottom Si_{1-z}Ge_z buffer layer is substantially lattice-matched to said relaxed Si_{1-x}Ge_x layer and has a thickness ranging between 2 nm to 50 nm;

said tensile tensile-strained Si quantum well layer has a thickness ranging between 2 nm to 30 nm;

said top Si_{1-m}Ge_m buffer layer is substantially lattice-matched to said bottom Si_{1-z}Ge_z buffer layer and has a thickness ranging between 2 nm to 30 nm.

58. The semiconductor layer structure as claimed in Claim 1, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

59. The semiconductor layer structure as claimed in Claim 11, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

60. The semiconductor layer structure as claimed in Claim 6, further comprising: a gate electrode located on top of said Si cap layer;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed $Si_{1-x}Ge_x$ layer, whereby a high-performance field effect transistor device results.

61. The semiconductor layer structure as claimed in Claim 60, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.

62. The semiconductor layer structure as claimed in Claim 16, further comprising: a gate electrode located on top of said Si cap layer;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed Si_{1-x}Ge_x layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

- 63. The semiconductor layer structure as claimed in Claim 62, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 64. The semiconductor layer structure as claimed in Claim 5, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

65. The semiconductor layer structure as claimed in Claim 15, further comprising: an insulating gate dielectric located on top of said Si cap layer;

a gate electrode located on top of said insulating gate dielectric;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

66. The semiconductor layer structure as claimed in Claim 10, further comprising:

a gate electrode located on top of said Si cap layer;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

- 67. The semiconductor layer structure as claimed in Claim 66, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 68. The semiconductor layer structure as claimed in Claim 20, further comprising: a gate electrode located on top of said Si cap layer;

n-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

- 69. The semiconductor layer structure as claimed in Claim 68, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 70. The semiconductor layer structure as claimed in Claim 21, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed Si_{1-x}Ge_x layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

71. The semiconductor layer structure as claimed in Claim 33, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

72. The semiconductor layer structure as claimed in Claim 27, further comprising: a gate electrode located on top of said Si cap layer;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

- 73. The semiconductor layer structure as claimed in Claim 72, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 74. The semiconductor layer structure as claimed in Claim 39, further comprising: a gate electrode located on top of said Si cap layer;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to the p-type doped portion of said relaxed $Si_{1-x}Ge_x$ layer;

trench isolation regions on either side said drain and source contact regions that penetrate into said relaxed Si_{1-x}Ge_x layer, whereby a high-performance field effect transistor device results.

75. The semiconductor layer structure as claimed in Claim 74, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.

76. The semiconductor layer structure as claimed in Claim 26, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

77. The semiconductor layer structure as claimed in Claim 38, further comprising: an insulating gate dielectric located on top of said Si cap layer; a gate electrode located on top of said insulating gate dielectric;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said structure down to said insulating layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

78. The semiconductor layer structure as claimed in Claim 32, further comprising: a gate electrode located on top of said Si cap layer;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said multi-layer structure down to said buried oxide layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

- 79. The semiconductor layer structure as claimed in Claim 78, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 80. The semiconductor layer structure as claimed in Claim 44, further comprising: a gate electrode located on top of said Si cap layer;

p-type source and drain contact regions located on either side of said gate electrode, and extending from a surface of said multi-layer structure down to said buried oxide layer;

trench isolation regions on either side of drain and source contact regions that penetrate through said relaxed Si_{1-x}Ge_x layer, and into said insulating layer.

- 81. The semiconductor layer structure as claimed in Claim 80, further comprising an insulating gate dielectric located on top of said Si cap layer and below said gate electrode.
- 82. The semiconductor layer structure as claimed in Claim 58, wherein said insulating gate dielectric comprises one selected from the group comprising: an oxide, nitride, oxynitride of silicon, and oxides and silicates of Hf, Al, Zr, La, Y, Ta, singly or in combinations and the bottom portion of said gate electrode comprises polysilicon, polysilicongermanium, or the metals: Mo, Pt, Ir, W, Pd, Al, Au, Ni, Cu, Ti, and Co or their silicides and germanosilicides, either singly or in combinations.

- 83. The semiconductor layer structure as claimed in Claim 59, wherein the bottom portion of said gate electrode comprises one selected from the group comprising: polysilicon, polysilicongermanium, or metals: Pt, Ir and Pd or their silicides and germanosilicides, either singly or in combinations.
- 84. The semiconductor layer structure as claimed in Claim 65, wherein the bottom portion of said gate electrode comprises one selected from the group comprising: polysilicon, polysilicongermanium, or metals: Mo, W, Al, Au, Ni, Cu, Ti, and Co or their silicides and germanosilicides, either singly or in combinations.